The effect of gamma-ray and neutron radiations on the variable retention time (VRT) phenomenon occurring in dynamic random access memory (DRAM) is studied. It is shown that both ionizing radiation and nonionizing radiation induce VRT behaviors in DRAM cells. It demonstrates that both Si/SiO 2 interface states and silicon bulk defects can be a source of VRT. It is also highlighted that radiation-induced VRT in DRAMs is very similar to the radiation-induced dark current random telegraph signal in image sensors. Both phenomena probably share the same origin, but high-magnitude electric fields seem to play an important role in VRT only. Defect structural fluctuations (without change of charge state) seem to be the root cause of the observed VRT whereas processes involving trapping and emission of charge carriers are unlikely to be a source of VRT. VRT also appears to be the most probable cause of intermittent stuck bits in irradiated DRAMs.
I. INTRODUCTION
V ARIABLE retention time (VRT) [1] , [2] is a wellstudied phenomenon (see [3] and references therein) that represents a major issue for dynamic random access memory (DRAM) manufacturers and users. It is well admitted that VRT is caused, in unirradiated DRAMs, by variable junction leakages (VJLs) due to metastable generation centers located at the Si/SiO 2 interface. In particular, the V 2 O x complex defect has been proposed as a possible source of VJL [4] , [5] . It has also been clearly demonstrated that the electric field enhancement (EFE), especially trap assisted tunneling (TAT), plays an important role in DRAM VRT. However, it appears necessary to clarify further the physical origin of the metastable behaviors to possibly develop effective mitigation techniques. Radiation effects on DRAM retention time is also an active field of study. It is well known that total ionizing dose (TID) decreases the retention time of DRAM cells by enhancing their leakage current [6] - [9] . Displacement damage, likewise, is known to increase the leakage current of DRAM cells and, therefore, to reduce their retention time [10] , [11] . Several workers also reported the creation of intermittent stuck bits (ISBs) in proton or neutron exposed DRAMs [12] - [14] . This behavior has been attributed by these authors to a displacement damage-induced variable leakage phenomenon analogous to the dark current random telegraph signal (DC-RTS) [15] studied in charge-coupled-devices (CCD). Displacement damage-induced defect clusters are mentioned in these studies as the most probable cause of ISB.
However, to the best of our knowledge, a clear link between ISB in irradiated DRAMs and the well-known VRT phenomenon observed in an unirradiated DRAM has never been proposed. Moreover, the fact that TID could induce VRT or ISB in DRAMs has not been reported earlier, and it is generally concluded that TID cannot be the cause of ISB. Finally, clear retention time evolutions with time exhibiting a clear RTS behavior in an irradiated DRAM cannot be found in the literature. 1 The purpose of this article is to demonstrate that displacement damage and ionizing radiation lead to the generation of VRT DRAM cells and that the responsible metastable generation centers can exist both at the Si/SiO 2 interface and in the silicon bulk. The cause of this original TID effect on DRAMs is most likely the same phenomenon as the TID-induced DC-RTS observed in CMOS image sensors (CISs) [16] . This additional similarity with DC-RTS in solidstate image sensors [15] , [17] strongly suggests that VRT, VJL, ISB, and DC-RTS are in fact the exact same phenomenon and that there are many more possible defects than the V 2 O x complex or bulk defect clusters to explain the existence of this exotic mechanism. 
II. VARIABLE RETENTION TIME
In DRAM cells, the maximum duration during which the written data can be kept is called the retention time. This time is limited by the cell capacitor leakage current ( Fig. 1 ) which is mainly given by the leakage of the p-n junction to which the storage plate is connected. In a healthy DRAM cell, the leakage current is very low, the retention time is high, and the stored bit is kept until the end of the refresh period, as shown in Fig. 2 . On the contrary, some weak cells can exhibit a very high leakage current (i.e., a low retention time) leading to the loss of the stored bit before the next refresh operation. The VRT phenomenon describes the behavior of the cells that randomly alternate between high and low retention times because of a leakage current RTS phenomenon, as shown in Fig. 2 . Such leakage current fluctuation is called VJL in MOSFETs source and drains and DC-RTS in image sensor photodiodes. As mentioned in Section I, VRT is well known in the DRAM manufacturing community, but there is no study in the literature dedicated to the effects of radiation on VRT in DRAMs.
VRT is a serious issue since it cannot be detected during a single-classical retention time measurement, and it is nearly impossible to detect without time-consuming experiments. Fig. 3 . Test procedure to measure the VRT phenomenon. One experiment represents the steps to follow to obtain one mapping of the DRAM cells retention time at a given time. This experiment is repeated in the VRT loop every 5 min during 22.5 h to detect and measure VRT traces. The whole procedure presented here represents what needs to be done to perform a complete VRT measurement. Rt stands for retention time.
Many VRT cells are then generally seen as healthy cells until they fail during the operation of the DRAM. As mentioned in Section III, only a subpart of DRAM memory is studied here, but in the case of a full-size modern DRAM, the number of VRT cells can be large enough to be an important source of bit errors. For these reasons, detecting and understanding the origin of VRT cells is of primary importance, especially when DRAM is used in radiation environments.
III. EXPERIMENTAL DETAILS
The VRT behavior of two-double data rate 3 low voltage synchronous DRAMs (DDR3L SDRAMs), one 2 GB and one 4 GB, coming, respectively, from two different major manufacturers were studied using a Xilinx KC705 evaluation kit similar to the approach proposed by Liu et al. [18] . Both DDR3L SDRAMs use a 1.35-V nominal supply voltage, and the technology node of the studied 4-GB memory is 30 nm (the technology node of the 2-GB one is not known).
To first measure the retention time of each cell, one loop of the procedure presented in Fig. 3 is performed. It mainly consists in writing a given data pattern in the memory, putting on hold the refresh cycle for a given amount of time, and read the memory back to look for cells that have lost the stored information. The hold time is progressively stepped from 200 ms to 10 s leading to 50 steps in a VRT loop of Fig. 3 .
If a cell fails during any VRT loop of the whole VRT measurement, it is counted as a weak cell for the whole VRT measurement and the lowest hold time value at which the cell loses its data gives its retention time for the current VRT loop. At the end of the VRT measurement, if in some VRT loops an identified weak cell does not fail, its retention time is artificially set to 10 s for those VRT loops. In other words, a retention time of 10 s in a figure of this article means that the weak cell exhibited a real retention time of 10 s or more during this particular VRT loop. To keep the duration of retention time mapping (i.e., a VRT loop in Fig. 3 ) reasonable, we focused on a 1-Mb region for each studied memory module. Since 32-b words are used to read and write the memory modules and since one elementary DRAM component has an 8-b data bus, the one million studied cells are distributed evenly between four physical DRAM devices.
It should be noted that the physical-to-logical mapping is not known for the studied devices and so that the precise location of the studied memory cells is unknown.
In these conditions, about 5 min are necessary to obtain a retention mapping (i.e., a VRT loop lasts ≈ 5 min). This VRT loop is repeated (see Fig. 3 ) 270 times to reach a total experiment duration of 22.5 h to detect, measure, and store VRT traces.
If not stated otherwise, all the measurements presented in this article were performed at 60 ± 0.3 • C by placing the test setup in a climate chamber with regulated temperature. This realistic operating temperature for a DRAM appears to be a good tradeoff between the high temperature (85 • C) generally used in VRT studies (as mentioned in [18] and used in [9] ) and the lower temperatures generally used in DRAM single event effects (SEEs) testing. It allows a significant activation of the leakage mechanisms to observe a large population of weak cells in the chosen time window while limiting the high-temperature annealing effects expected at the maximum recommended operating temperature of 85 • C.
DRAM manufacturers optimize the physical mapping of their memory to reduce as much as possible the bit errors by implementing strategies that limit leakages and bit errors due to electrical coupling from cell to cell or between the bit/word lines. Hence, a logic 1 does not necessarily mean that the memory cell capacitor is set to VDD and the physical mapping of the memory cells does not correspond to the logical mapping [18] . Because of that, the used data pattern is known to have a large influence on the number of detected weak cells (as discussed in [18] ). In this article, it has been chosen to use a basic static data pattern with a single write and read operation per hold time. This approach is less efficient than the ones proposed in [18] at detecting the exact total number of weak cells in the memory, but it is much faster and it, thus, allows to obtain more retention time data points over the experiment duration (and, therefore, better defined VRT traces).
A few basic static data patterns (all 1, all 0, and checkerboard patterns) were tested on each memory and at each dose. It appeared that the most efficient data pattern was always the same on a given technology (all 1 for the 2-GB memory and all 0 for the 4-GB memory), whatever the dose or the type of particle. Hence, the same static data pattern, the most efficient one, was used for all the DRAMs from the same vendor.
Finally, several DRAMs (one per dose) from each vendor were exposed at room temperature to 60 Co γ −rays [from 10 to 200 krad(SiO 2 )] at TRAD, Toulouse, France, to generate Si/SiO 2 interface defects and to a neutron spectrum with a mean energy of 20.4 MeV (with fluences ranging from 10 11 to 10 13 cm −2 , 1-MeV neutron equivalent fluences ranging from about 2 × 10 11 to 2 × 10 13 cm −2 , and displacement damage dose from about 380 TeV/g to 38 PeV/g) from the NIF CRC Facility of the Université Catholique de Louvain (UCL), Louvain-la-Neuve, Belgium, to create silicon bulk defects. At the maximum neutron fluence used in this article (i.e., 10 13 cm −2 ) the total TID absorbed by the exposed devices is 15 krad(SiO 2 ). For each device, all the measurements have been performed within a month after exposure. For TID tests, the reverse bias voltage does not have a proven effect on the radiation-induced degradation of p-n junctions whereas it is well known that applying nonzero voltages on MOSFETs enhances the radiation-induced I -V characteristics degradations [19] . For this reason, grounded irradiation condition was preferred in order to reduce the degradation of the sensitive electronic functions, such as the sense amplifiers, while keeping a comparable level of degradation in the memory cell storage junction. Here, again, this choice means that at a given TID the number of weak or VRT cells might be underestimated, but the purpose of this article is not to determine the exact number of weak/VRT cells at a given dose in a given technology but to determine whether or not radiation can induce VRT behaviors and to investigate the underlying physics. Neutron irradiations were performed grounded as it is usually recommended for displacement damage testing.
IV. RESULTS AND DISCUSSION
A. Before Irradiation Fig. 4 presents four temporal evolutions of selected DRAM cells that exhibit the VRT phenomenon. The typical RTS behavior that is often reported in irradiated solid-state image sensors can clearly be recognized in Fig. 4 showing that VRT already exists before irradiation in the studied DRAMs (as expected). Fig. 5 displays the distribution of the minimum and maximum retention times measured on the two DRAM technologies before irradiation during a whole VRT measurement. This representation proposed in [18] allows detecting VRT on the whole population of scanned memory cells. Indeed, non-VRT cells have the same minimum and maximum retention time and are, thus, distributed along the diagonal. Therefore, the VRT cells can be identified as all the memory cells that depart from the diagonal. The further one memory cell is from the diagonal, and the larger is its VRT amplitude (the vertical distance to the diagonal gives the VRT amplitude). Fig. 5 confirms that VRT is present in a significant number of cells before irradiation on both studied technologies.
The typical refresh period for DDR3 DRAM cells is 64 ms at 85 • C [18] . It is worth noting here that, on this small number of cells and in these operating conditions, several cells of the 2-GB DRAM, including a few VRT cells, approach the range of retention times where retention failures are expected whereas the VRT cells of the 4 GB have a safe margin of more than 2 s before entering the 64-ms range. It means that VRT-induced ISB would probably not be observed in those unirradiated DRAMs even if some VRT cells of the 2-GB device might cross the failure threshold if the temperature rises up to the maximum recommended operating temperature of 85 • C. This is most likely the reason why no ISB was observed in unirradiated DRAM in [12] whereas probably many cells exhibited VRT as in the DRAM studied here.
The important discrepancy between the two studied DDR3L SDRAMs shown in Fig. 5 is most likely due to technological and design differences between the two vendors, such as the cell design itself (size/shape of the storage p-n junction) and the doping concentrations.
B. Gamma Ray Irradiations
As mentioned previously, 60 Co gamma rays were used to deposit TID in the studied DRAMs. The main effect of TID in CMOS circuits is to generate oxide defects near or at the Si/SiO 2 interface and, therefore, to increase the density of interface states and oxide positive trapped charge [19] .
After exposure to TID, Figs. 6-8 demonstrate that a large number of new VRT cells are created (some of them are shown in Fig. 9 ) and that their number increases with the radiation dose. This TID effect has not been observed before in ISB studies and in TID effect studies on DRAM retention time in general. The reason why previous ISB studies have not reported any TID-induced ISB is most likely due to the fact that the technology studied in previous work behaves like the 4-GB DRAM studied here: the minimum retention times of the VRT cells generated at 200 krad are still above the 64-ms limit.
On the contrary, in the 2-GB memory, many of these TID-induced VRT cells reach a minimum retention time in the range of the typical refresh period (especially at 200 krad). Since they alternate between a stuck bit configuration (below the refresh period as shown in the middle diagram of Fig. 2 ) and a healthy configuration (above the refresh period), those VRT cells would be qualified as ISB cells in a DRAM SEE test. It can then be inferred that TID can lead, not only to VRT but also to ISB and this particular 2-GB DRAM technology apparently suffers from such effect.
One can also notice in Fig. 8 that the increase in VRT with TID of the 2-GB DRAM is larger than the one of the 4-GB DRAM. It suggests that the storage p-n junction of the 2-GB cell has a larger sensitive depletion volume or more intense electric fields than its 4-GB counterpart.
Overall, the fact that TID generates VRT cells is in very good agreement with the behavior of DC-RTS centers in image sensors where it has been clearly demonstrated that ionizing radiation generates a large number of metastable generation centers at the various CMOS Si/SiO 2 interfaces [16] , [20] . 
C. Neutron Irradiations
The main effects of 20-MeV neutrons on silicon devices are displacement damage effects that can be summarized as the creation of silicon bulk defects [21] . However, at the fluence used in this article, the indirect TID contribution cannot be neglected.
As mentioned in Section I, displacement damage is known to be a source of ISB [12] - [14] . Since ISB is most likely due to VRT cells with a minimum retention time that is lower than the refresh period, one can expect to see a clear increase of VRT cells with neutron fluence. This is what is presented in Figs. 10-12. Fig. 12 shows that the number of VRT cells increases almost linearly with the neutron fluence. However, the number of detected VRT cells (in the 10 3 -10 4 range) is close to what is observed in Fig. 8 in the corresponding TID range (between 0 and 15 krad). It strongly suggests that most of the VRT cells created during neutron irradiations are due to TID effects and not to displacement damage.
To estimate further the influence of displacement damage on VRT, Figs. 6 and 11 can be used to compare the min-max retention time distributions after exposure to 60 Co and neutrons for the same order of magnitude of TID. In the 4-GB memory case, it appears clear that there are many more VRT cells with low minimum retention time in neutron-irradiated devices when compared with 60 Co irradiations, even if the TID is twice higher in the 60 Co case (30 krad versus 15 krad). The same conclusion can be drawn on the 2-GB memory by focusing on the bottom-left corner of the min-max retention time distribution. In Figs. 6 and 11 , the neutron-irradiated 2-GB memory exhibits many more low retention time VRT cells than the 60 Co irradiated one.
To confirm this observation, the evolution with TID of the number of VRT cells with minimum retention times lower or equal to 400 ms is displayed in Fig. 13 for both neutron and gamma irradiations. When exposed to 60 Co, the 4 GB memory does not exhibit any VRT cell with retention time below 400 ms, and the 2 GB has only a few up to 15 krad. On the contrary, when exposed to neutrons, an important number of VRT cells with low retention time is created when compared with the 60 Co case at a comparable TID. Fig. 13 clearly shows that neutron-induced displacement damage creates VRT cells in DRAMs and that an important number of displacement Only about one million cells (1 Mb) are scanned. Compared with the devices exposed to 60 Co gamma rays at 30 krad(SiO 2 ) (Fig. 6 ), many more low minimum retention time VRT cells (extreme left part of the diagrams) are created whereas the absorbed TID is twice lower. Is shows that neutroninduced displacement damage leads to the creation of VRT cells and that those cells can exhibit much lower retention times (i.e., much higher leakage currents) than TID-induced ones.
damage-induced VRT cells exhibit a minimum retention time in the failure range in both technologies. This confirms that ISB can be caused by displacement damage-induced VRT.
It is interesting to notice in Fig. 10 that clear multilevel VRT and nonstationary behaviors are observed after neutron irradiation as it is often reported for displacement damageinduced DC-RTS [22] .
All these observations perfectly agree with the behavior of displacement damage-induced DC-RTS in solid-state image Fig. 12 .
Evolution of the number of detected weak and VRT cells as a function of the neutron fluence for the two DRAM technologies. Both populations grow but it cannot be concluded from this graph if this increase is only due to TID or if the displacement damage dose plays a role. Fig. 13 . Evolution of the number of VRT cells with minimum retention time lower than 400 ms as a function TID for the two DRAM technologies and the two irradiation sources. Fig. 13 clearly reveals that displacement damage increases the number of low minimum retention time VRT cells in both DRAM technologies.
sensors, and they demonstrate that bulk defects can induce VRT in DRAM cells (and ISB).
D. Time Constant Distribution
Since many observed VRT cells exhibit a complex multilevel and often nonstationary behavior, extracting a time constant per RTS/VRT level is not straightforward. A first step in studying the time constants of such complex RTSs can consist in counting the number of RTS or VRT transitions during a complete VRT measurement and for each VRT cells. The average time constant of the studied VRT phenomenon is then given by the overall VRT measurement duration (22.5 h) divided by the number of VRT transitions. Even if this time constant is not as accurate as a per-level time constant, it gives a first idea of the timescale at which the phenomenon occurs. Fig. 14 presents the distribution of the number of transitions detected for each detected VRT cells of the 4-GB DRAM exposed to 100 krad of TID. It clearly shows that, as usually observed for DC-RTS, the random switching mechanism is not restricted to a given time range and that all the time constants that can possibly be observed in this test are effectively seen. The same result (same distribution shape) has been obtained on all the tested DRAM, and the same conclusion can be drawn on all the studied devices and irradiation conditions. 
E. Evolution With Temperature
RTS behaviors in semiconductor devices are always temperature activated and most of their characteristics follow an Arrhenius law characterized by an activation energy E act .
To perform an activation energy estimation and to ensure that the VRT traces to follow stay in the very limited dynamic range of the VRT measurement (retention times from 200 ms to 10 s), only two close temperatures were used: 50 • C and 60 • C. Selected traces that fit inside the retention time measurement windows at both temperature and with an almost stationary behavior over the 22.5-h measurement duration (at both temperatures) are displayed in Fig. 15 , and the resulting activation energies (extracted in the stationary part of the traces when clear change of behavior is observed during the 22.5-h measurement) are presented in Table I .
The observed reduction of minimum, maximum, and amplitude of the retention time variations in Fig. 15 when the temperature increases corresponds to the fact that the leakage current is activated by the temperature and that the retention time is inversely proportional to the leakage current. Some of the amplitude activation energies for the neutron-irradiated DRAM cells correspond well to the typical ≈ 0.55 eV gen- FIG. 15 erally measured on DC-RTS in the absence of EFE, i.e., in a state-of-the-art photodiode [23] . However, most of the leakage current related (i.e., retention time related) activation energies are below the classical mid-gap value. It strongly suggests an important role of high-magnitude electric fields [24] , [25] . This effect is much more pronounced in the gamma-ray irradiated DRAM, showing that oxide/silicon interface VRT centers are more exposed to intense electric fields than bulk defects.
Overall, the leakage current activation energies observed here correspond very well to the distribution obtained for DC-RTS centers placed artificially in high-magnitude electric fields (see [20, Fig. 17] ). Regarding the number of RTS transitions per VRT measurement (which is inversely proportional to the overall time constant), their activation energies are lower than they usually reported value in unirradiated DRAM (0.7 to 1.5 eV [2] , [4] , [26] , [27] ). Compared with the radiation-induced DC-RTS literature, those time constant activation energies are also lower than the range reported in [15] and [28] (i.e., between 0.55 and 0.9 eV) but they are in good agreement with the time constant distribution shown in [20] and with the range reported in [29] (0.36-0.54 eV).
Finally, the negative Eact Ntrans values in Table I (corresponding to VRT traces that slow down when temperature increases) are probably due to the fact that at 60 • C the VRT is too fast to allow the detection of all their RTS transitions leading to an apparent increase of the time constant with temperature. This effect may also contribute to the fact that all the time constant activation energies reported here seem in the lower part of the reported range.
V. DISCUSSION
It is well admitted in the literature that VRT is due to the VJL phenomenon [3] . The root cause of VJL is generally attributed to generation-recombination (G-R) centers that switch randomly between several generation rates [3] . Similar metastable generation centers are also believed to be at the origin of DC-RTS in CIS [21] , [30] . In both cases (VRT and DC-RTS), the RTS phenomenon originates from the depletion region of a reverse-biased p-n junction. Hence, it is then assumed in the following that the defect at the origin of the VRT, or the DC-RTS, is located inside a reverse-biased p-n junction under nonequilibrium condition with pn n 2 i and with both electron and hole concentrations much lower than their equilibrium concentrations (conditions described in detail in [31] ). In these conditions, the dominant Shockley-Read-Hall (SRH) process is the generation, i.e., the continuous emission of an electron and a hole from the defect state.
This hypothesis means that classical interface states and border traps (at the origin of low-frequency noise and MOSFET channel RTS [3] , [32] ) cannot explain alone VRT and DC-RTS since they would act as stable SRH generation centers in such conditions, not as metastable generation centers. 2 Such trapping/emission centers could, however, play the role of the modulator in the trap modulator case discussed in Section V-A.
The generation rate of the G-R center can be significantly increased by the electric field through EFE effects [24] , such as barrier lowering (Poole-Frenkel effect) or tunneling. Whether or not the generation rate of the G-R center is enhanced by a high-magnitude electric field does not change the nature of the responsible defect: it is only the physical mechanism through which the defect emits electron and holes that is modulated by the electric field.
A. Known Sources of VRT in Unirradiated DRAMs
VRT and VJL in DRAM are generally attributed to gateinduced-drain-leakage (GIDL) [33] with TAT as the main underlying mechanism [3] , [27] . The defect at the origin of VRT is thought to be located at the Si/SiO 2 interface and silicon bulk defects are not mentioned as a possible source of VRT.
There are three main causes considered to explain the metastability of the G-R current at the origin of VRT and VJL [3] , [26] , [27] (see Fig. 16 ).
1) The charge state fluctuation of a G-R center (involving the emission or capture of an electron or a hole). 2) The modulation of a G-R center current due to the fluctuation of the charge state of a nearby trap (also involving the emission or capture of an electron or a hole).
3) The structural fluctuation of a complex defect between two or more configurations. Since this defect state is emitting thousands of electrons (and holes) per seconds, it is unlikely that one of those electrons (or holes) stay sometimes trapped in the same defect state for hours to change its charge state and, thus, its generation rate. Hence, the first mechanism [case (1) in Fig. 16 ] does not seem applicable to the studied situation.
The second mechanism is based on a first defect (the modulator) whose charge states can fluctuate by capturing or emitting electrons or holes and a second nearby defect that acts as the main G-R center [34] , [35] [see (2a) and (2b) in Fig. 16 ]. The main G-R center is a source of an important 2 Indeed, the well-known RTS behavior of the MOSFET channel current is well explained by the trapping and emission of a channel carrier by a classical interface state/border trap whereas the studied VRT phenomenon requires a metastable defect that switches between several generation rates. The fundamental difference between MOSFET channel RTS and leakage current RTS, such as VRT, VJL, and DC-RTS is discussed in detail in [3] and [31] . Fig. 16 .
Illustration of the possible VRT origins. For the charge state fluctuation (1) and the modulator cases (2a) and (2b), only a few possibilities are represented, but all the combinations of electron and hole capture and emission can be considered to justify the change of charge state [26] , [34] . generation current that is modulated by the charge state of the first defect through the interaction of the two defects (such as the local stress induced by the different charge states of the modulator). The charge state of the modulator can either change by interacting with a single band [through capture and emission of the same type of carrier, case (2a)], or by interacting with the two bands [e.g., by generating electronhole pairs, case (2b)]. For instance, the modulator could be located inside an oxide and the main G-R center could be a classical interface state. In the silicon bulk, the modulator could be buried inside a defect cluster.
In the considered case (reverse-biased p-n junction under nonequilibrium conditions), it is very unlikely that the modulator [case (2a)] manages to trap a carrier since it is very close to the main G-R center, and therefore, in the close proximity of the depleted region where the electron and hole concentrations are much lower than their equilibrium concentrations.
Even if the trap modulator could rarely capture a carrier after a very long time (explaining the long-time constants), the emission time constant which does not depend on the carrier concentration would be very short compared with the capture time constant and VRT/VJL up and down time constants would be extremely different (which is not the case). Indeed, as demonstrated by the ratio of the electron emission and capture time constants [34] τ
the electron quasi-Fermi level E Fn has to be nearly equal to the trap energy level E t to obtain emission and capture time constants in the same order of magnitude. Such condition can only be met at the very edge of the depletion region (where E Fn is still within the bandgap) where the defect generation rate is known to be very low, which is not in good agreement with the fact that VRT/VJL currents usually correspond to very high generation rates. Therefore, to explain the usual reported VRT behaviors, the modulator and the main G-R center would have to be in different parts of the depletion region while being close enough to each other to let the modulator influence the G-R center.
The modulator could also act as a slow G-R center [case (2b)] with a very weak generation current (see the G-R center modulator case in Fig. 16 ). In this case, the charge state fluctuation of the modulator G-R center between the emission of a hole and an electron would explain the generation current discrete fluctuations of the nearby fast G-R center. Such mechanism seems possible but disagrees with some experimental observations, such as the fact that increasing the electric field magnitude enhances the RTS center generation rate but not its time constant (which depends on the modulator generation rate that should also be enhanced by the electric field), as can be seen in [20, Fig. 15] , in [36, Figs. 13 and 14] , and in [37, Fig. 19 ]. Time constant activation energies higher than 0.63 eV, multilevel VRTs and nonstationary VRTs are also difficult to justify with this G-R center modulator model.
Finally, the last proposed mechanism [case (3) in Fig. 16 ] is the structural fluctuation model proposed in [26] as a possible cause of VJL but also proposed before to explain dark current fluctuations in avalanche photodiode in [38] and DC-RTS in CCDs [15] , [39] . As discussed in Section V-B, this model is in good agreement with all the reported behaviors of VRT. The V 2 O x complex has been identified as a possible source of VRT that can undergo spontaneous structural fluctuations [4] , [5] .
B. Known Sources of DC-RTS
DC-RTS in solid-state image sensors is caused by generation centers in the depletion region of reverse biased photodiodes that exhibit metastable generation current levels [30] . Even if EFE has been proposed in the past to justify the large DC-RTS amplitudes in early work on CCDs [15] and active pixel sensor technologies [28] , recent results on state-of-theart CIS technologies tend to indicate that the electric field does not play a significant role in the generation rate of DC-RTS centers [17] , [23] , [36] , [40] except if an electric field hot spot is created by design [41] or if DC-RTS is studied in nonoptimized p-n junctions with much higher electric fields than the photodiode [36] . Hence, the physical generation mechanism behind photodiode DC-RTS in the mature silicon image sensor technologies is considered to be a classical SRH generation current without EFE.
Regarding the location of those DC-RTS centers, it has been clearly established that they can originate from any Si/SiO 2 interfaces (gate oxide, pre-metal-dielectric interface, trench isolation and so on) in unirradiated sensors [41] and that bulk DC-RTS centers are nonexistent (or extremely rare) in unirradiated sensors [42] . In CIS exposed to TID, all Si/SiO 2 interfaces surrounding the photodiode have been identified as a possible source of DC-RTS centers [16] , [20] . Finally, after a displacement damage irradiation, it is well known that DC-RTS is caused by bulk defects in CCDs [15] , in CISs [17] and in any kind of silicon device. Fig. 17 . Reaction path separating two configurations of the quadrivacancy, one of the many radiation-induced defects that exhibits a spontaneous change of configuration. This particular example exhibits a potential barrier in very good agreement with the ones observed on DC-RTS. The details of the atomicscale simulation of displacement damage in silicon that led to Fig. 17 can be found in [43] .
The most widely accepted concept to explain the metastability of the generation current in image sensors is the structural fluctuation of a complex defect between several configurations [21] as proposed by Hopkins and Hopkinson [15] , [39] . Trapping and emission of charge carriers is still sometimes mentioned as a possible cause of the structural fluctuation [21] but, as discussed in Section V-A, this is unlikely.
Since the structural fluctuation theory does not involve a change of charge state, it is fully compatible with the validated idea that DC-RTS is located in the photodiode depletion region where no free carrier lays to be trapped. As it has been done for VRT in DRAMs with the V 2 O x complex [4] , [5] , several authors tried to identify a particular defect that could exhibit such structural fluctuations and so that could explain DC-RTS. The phosphorous-vacancy (P-V) center has been proposed in early work [39] and is frequently mentioned [37] , [44] . However, the broad distribution of the DC-RTS characteristics (amplitudes, time constants, number of levels, activation energies, and so on) strongly suggests that DC-RTS is not due to a single well-identified defect but to a wide variety of complex defects, such as the ones that can be found in a defect cluster. Moreover, a recent study [45] has demonstrated that the phosphorous concentration in the photodiode does not influence the DC-RTS behavior and so that the P-V center is not a significant source of DC-RTS. This conclusion agrees well with the fact that the typical annealing behavior of DC-RTS corresponds well to what is known about defect cluster annealing [46] .
Recent atomic-scale simulations [43] , [47] of displacement damage-induced defects in silicon and their relaxation with time and temperature have demonstrated that many flickering defects are created by nonionizing interaction and that many of them continue to oscillate between several configurations even after a long relaxation time corresponding to the time scale at witch DC-RTS measurements are performed. One of the many "flickers" generated by such simulations is presented in Fig. 17 . The wide variety of complex defects with structural fluctuation that are generated by this simulation approach exhibit a range of fluctuation time constants and multistate behaviors in a good agreement with the broad dispersion of DC-RTS characteristics mentioned previously. These observations strongly support the idea mentioned previously that defect clusters (with structural fluctuation) are the root cause of DC-RTS in image sensors exposed to displacement damage.
It is well known that interface states are more than a single well-identified point defect and that the wide variety of possible defect structures at or near the interface lead to a continuum of energy states in the bandgap. This description seems very similar to the wide variety of defect structures that can be found in a silicon bulk defect cluster. Therefore, it can be inferred that the spontaneous flickering behavior exhibited by many complex silicon bulk defects, without a change of charge state, is most likely also exhibited by many interface state defect structures (such as the identified V 2 O x complex but probably not only). Such interface state flickers could explain interface state-induced DC-RTS (before and after exposure to ionizing radiation).
C. Comparison With Reported Results on Irradiated DRAMs
It is clear that the defects at the origin of DC-RTS in image sensor photodiodes are present in any CMOS circuit p-n junction. The only reason why they are only reported in image sensors is the extreme sensitivity to leakages of modern image sensors (as it is the case for modern DRAM cells). Hence, those defects most likely play an important role in DRAM VRT.
All the results reported here agree very well with the idea that VRT centers in DRAMs are the same defects as the ones responsible for DC-RTS in image sensors before irradiation and after exposure to ionizing or nonionizing radiation. Indeed, both technologies exhibit leakage current RTS behavior coming from oxide interfaces before irradiation. Radiation-induced RTS centers are created the same way in both types of device with the same particularity and the same type of RTS traces. The few estimated activation energies are in fairly good agreement if it is considered that VRT center generation rates are enhanced by high electric fields whereas DC-RTS centers in modern CIS photodiodes are not (as expected from the DRAM and image sensor literature).
The lowest amplitude activation energies found on gammairradiated devices compared with neutron-irradiated DRAMs confirm that the most intense electric fields are located at the Si/SiO 2 interface, probably in the vicinity of the polysilicon gate (since GIDL is recognized as the main generation mechanism involved in DRAM VRT).
VI. CONCLUSION
In this article, it is demonstrated that both ionizing radiation and nonionizing radiation induce VRT in DRAM cells. In the case of a full-size modern DRAM, the number of VRT cells can be large enough to be a critical source of bit errors by inducing ISBs. For this reason, detecting and understanding the origin of VRT cells is of primary importance, especially for DRAM operating in radiation environments.
It is concluded that the defects at the origin of DC-RTS in irradiated and unirradiated silicon image sensors (CCDs, CISs, SPADs, APSs, and so on) are likely to be the same as the ones causing VRT in pristine and irradiated DRAMs. Two types of VRT centers have been highlighted, as shown in Fig. 18 : Si/SiO 2 interface VRT centers and bulk VRT centers. The first ones exist before irradiation, and their density is increased by the absorption of ionizing radiation dose, as in image sensors. The bulk VRT defects are probably very rare in nonirradiated devices, and their number increases with the displacement damage dose.
The reported activation energies suggest that interface and bulk VRT center generation rates are enhanced by highmagnitude electric fields, whereas this is usually not the case in CMOS image sensor photodiodes. This conclusion is in a good agreement with the widely accepted principle that TAT plays an important role in the generation rate of VRT cells in unirradiated DRAM.
The spontaneous structural fluctuation of complex defects, without capture or emission of a charge carrier, seems to be the most appropriate explanation to justify the generation current metastability for both interface defects and bulk defects. Charge state fluctuation through the capture or emission of charge carriers could also be a possible cause, but this explanation seems less compatible with the observed behaviors.
Finally, this article strongly suggests that radiation-induced VRT is the main cause of ISBs in irradiated DRAMs.
